|
|
| | |
| |
Products: The Janus 2 Cacheless Core |
|
| |
Janus 2CC Product Synopsis: |
| |
Janus 2CC is optimized for cacheless, low-power operations. The Janus core was designed from the ground up to attain lowest-power draw in its class without sacrificing performance. The Janus 2-CC core has proven software solutions including uClinux, Nucleus OS®, and OSE®.
|
|
| |
Janus 2CC Product Specification: |
| |
CPU Core |
Clock Frequency |
Power |
Cache Size |
MMU Size |
Die Size |
Technology |
Description |
|
| |
Janus Family Core |
200 MHZ |
< 0.25mw/Mhz |
N/A |
N/A |
0.9mm2 |
.18um UMC/TSMC |
Cacheless, small-footprint, low-cost core with JanusICE |
|
|
|
|
|
|
| |
- Full static design 32-bit RISC processor core
|
|
- 5-stage pipeline for 1 instruction/cycle
|
|
| |
|
|
- Fast 32x32 MAC instructions with 3 cycle worst case time
|
|
| |
|
|
- JTAG nonintrusive debug with breakpoints, watchpoints, single step and read/write memory/register capability
|
|
| |
- Fully static flip-flop based design
|
|
- AHB-like bus for high performance
|
|
| |
|
|
|
|
| |
Core Specification Summary: |
| CPU Core |
|
Max Clock Frequency |
|
Power |
|
Cache Size |
|
Die Size |
|
Technology |
|
Description |
| Janus 2CC |
|
200MHz |
|
< 0.25mw/MHz |
|
N/A |
|
.9mm2 |
|
.18um UMC/TSMC |
|
Cacheless, small-footprint, low-cost core with JanusICE |
| Janus 200 |
|
200MHz |
|
< 0.5mw/MHz |
|
8K Unified I/D Cache |
|
2.67mm2 |
|
.18um UMC/TSMC |
|
Low-cost core with cache and JanusICE |
| Janus 220 |
|
200MHz |
|
< 0.54mw/MHz |
|
8K Unified I/D Cache |
|
2.76mm2 |
|
.18um UMC/TSMC |
|
Low-cost core with cache, MMU and JanusICE |
| Tiber 1CC |
|
250MHz |
|
< 0.25mw/MHz |
|
N/A |
|
.9mm2 |
|
.18um UMC/TSMC |
|
Cacheless, advanced, low-cost core with JanusICE |
|
| Note: |
| 1. Clock frequency is max frequency using vcc-5% and 125 degree C, worst case process |
| 2. Power is based on fast process conditions, 0 degree C, Vcc (norminal) + 5%. |
|
|
